Urgent requirement :: VLSI / System Verilog @ CA

Role :  VLSI / System Verilog
Experience Level :   5-8YEAR
Location : San Jose,  CA
Duration : 6+ months

Job Description:
•    Experience in pre-silicon verification.
•    Expertise in Building scalable HVL based verification environment from Scratch using System Verilog OVM/UVMc.
•    Good experience in System Verilog.
•    OVM/UVM based verification environment developmentd.
•    Sound understanding of Random and constrained random-verification conceptse.
•    Experience with assertion based verification would be a plusf.
•    Understanding  PCI-E, USB, SATA, DDR3  type protocols would be a plus.
•    Driving the verification environment architecture.
•    Creating test scenarios(System Verilog OVM)c. Work with RTL teams to debug verification failures. Review and ensure that expected Code and functional coverage metrics are achieved.


Thanks & Regards
Tirth Patel
Technical Resource Specialist
SysMind LLC
Desk: 609-897-9670 *2181
Email: tpatel@sysmind.com
In case I am not available please call Anoop: 609-297-0796
 
 
P Help! Preserve trees. Please don't print this e-mail unless you really need to.

--
You received this message because you are subscribed to the Google Groups "US Jobs: Requirements, Clients and Consultants" group.
To unsubscribe from this group and stop receiving emails from it, send an email to recruiters-r-us+unsubscribe@googlegroups.com.
To post to this group, send email to recruiters-r-us@googlegroups.com.
Visit this group at http://groups.google.com/group/recruiters-r-us.
For more options, visit https://groups.google.com/groups/opt_out.